

1/43

FIG. 1





FIG. 2



3/43

FIG. 3






FIG. 4



5/43

FIG. 5

FAILURE SCAN CHAIN DETERMINATION MODE



FAILURE BLOCK DETERMINATION MODE






FIG. 7




8/43

FIG. 8




9/43

FIG. 9



10/43

FIG. 10



11/43

FIG. 11






FIG. 12




12/43

FIG. 13




13/43

FIG. 14




14/43

FIG. 15




15/43

FIG. 16




16/43

FIG. 17




17/43

FIG. 18



18/43


FIG. 19



19/43

FIG. 20

FAILURE PATTERN DETERMINATION MODE



20/43

FIG. 21

FAILURE SCAN CHAIN DETERMINATION MODE






FIG. 23




23/43

FIG. 24



24/43

FIG. 25



25/43

FIG. 26






FIG. 27




27/43

FIG. 28




28/43

FIG. 29



29/43

FIG. 30



30/43
FIG. 31






FIG. 32



32/43

FIG. 33



33/43

FIG. 34





FIG. 35

	XOR (96a)	XOR (96b)	XOR (96c)	• • • • •
RESET	0	0	0	0 • • • • 0
SET 1	1	0	0	0 • • • • 0
SET 2	0	1	0	0 • • • • 0
SET 3	0	0	1	0 • • • • 0
•	0	0	0	1 • • • • 0
•	•	•	•	• • • • •
•	•	•	•	• • • • •
•	0	0	0	0 • • • • 1


35/43

FIG. 36




36/43

FIG. 37




37/43

FIG. 38



38/43

FIG. 39



39/43

FIG. 40




FIG. 41






FIG. 42



41/43

FIG. 43



42/43

FIG. 44




FIG. 45

